View ISL6291_705158.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISL6291
Data Sheet May 2, 2005 FN9102.2
Li-ion/Li Polymer Linear Battery Charger
The ISL6291 provides a low-cost integrated charger solution for single-cell Li-ion and Li Polymer rechargeable batteries. No external pass element, current sensing resistor, or reverse blocking diode is required with this solution. The ISL6291 is a constant-current (CC)/constant-voltage (CV) charger. The constant charge current is programmable up to 2.0A with an external signal resistor. An internal trimmed current-sense circuit guarantees 10% accuracy, with no bulky external current-sense resistor. The constant voltage is either 4.1V or 4.2V. The charger always preconditions the battery with 1/10 of the programmed charge current at the beginning of a charge cycle, until it verifies that the battery can be fast-charged. A safety timer prevents over-charging a dead battery. The charging terminates as the charge current falls below the programmed minimum current during the CV mode. The charger automatically re-charges the battery when the battery voltage drops below a recharge threshold. A simple interface with an NTC thermistor avoids charging the battery outside a programmable temperature window. A thermalfoldback feature of the ISL6291 guarantees safe operation when the printed circuit board space is limited for thermal dissipation. The charger reduces the charge current automatically, as the internal temperature rises above a preset level, to prevent further temperature rise. When the wall adapter is not present, the ISL6291 draws less than 1A current from the battery. Two logic outputs provide the charging status and fault information, and an easy interface to system logic. A V2P8 pin outputs a 2.8V reference voltage that can be used to bias other circuits, or as an indication for the adapter presence. The ISL6291 is packed in a thermally enhanced 5x5 QFN package. See the Technical Brief TB389 given in the Related Literature for more information related to the package.
Features
* Integrated Linear Pass Element * Integrated Charge Current Sensor * No External Reverse Blocking Diode Required * 1% Voltage Accuracy * Programmable Current Limit Up to 2.0A * Programmable End-of-Charge Current * Trickle Charge an Over Discharged Battery * Charge Current Thermal Foldback * Simple Interface for Low-Cost Thermistor * Accepts USB Bus Power * Ambient Temperature Range: -20C to 70C * Thermally-Enhanced 5x5 QFN Package (JA = 33C/W) * Pb-Free Available (RoHS Compliant)
Applications
* Handheld Devices * Cell Phones * PDAs * Stand-Alone Chargers * USB Bus-Powered Chargers
Related Literature
* Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)" * Technical Brief TB389 "PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages"
Pinout
ISL6291 (QFN) TOP VIEW
VBAT 14 VBAT 13 12 11 10 9 5 GND 6 TOEN 7 EN 8 V2P8 VBAT TEMP IMIN IREF VIN 16 VIN FAULT STATUS TIME 1 2 3 4 VIN 15
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
ti
Ordering Information
PART NUMBER ISL6291-1CR ISL6291-1CRZ (See Note) ISL6291-2CR ISL6291-2CRZ (See Note) ISL6291-2CRTR5155 ISL6291-2CRZTR5155 (See Note) ISL6291EVAL1 TEMP. RANGE (C) -20 to 70 -20 to 70 -20 to 70 -20 to 70 -20 to 70 -20 to 70 Evaluation Board PACKAGE PKG. DWG. #
16 Ld 5x5 QFN L16.5x5B 16 Ld 5x5 QFN L16.5x5B (Pb-free) 16 Ld 5x5 QFN L16.5x5B 16 Ld 5x5 QFN L16.5x5B (Pb-free) 16 Ld 5x5 QFN L16.5x5B 16 Ld 5x5 QFN L16.5x5B (Pb-free)
*Add "-T" suffix to part number for tape and reel packaging. NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2
FN9102.2 May 2, 2005
Block Diagrams
VIN
x 3
x 3
VBAT
VPOR V2P8 REF VCH VMIN VRECHRG IR
100000:1 current mirror ISEN
Inputok
+ + VPOR + -
80mV
+ CA CHRG IREF IMIN Current Source + VA TEMP MON
T rickle/CC
VCH
ISEN2
IMIN + -
+ MIN_I
Minbat
VMIN VRECHRG
TOEN V2P8 + VTMIN + TEMP VTMAX
S
SET
U.T.
LOGIC
Q Q
Recharge
STATUS
CHRG
+
O.T.
Charge
R
C LR
S
SET
Q Q
FAULT
FAULT
Fault
R
C LR
COUNTER
SHDN
Inputok
EN
OSC
TIME
GND
3
FN9102.2 May 2, 2005
Typical Application
5V W all Adapter
VIN C1 VBAT
1 F
TOEN
10F
C2
5 k
5 k
V2P8
ISL6291
T
Battery Pack
FAULT STATUS E N V2P8 TIME
TEMP IREF IMIN RIREF
0.1F
GND
80k
RIMIN
80 k
15 nF
CTIME
4
FN9102.2 May 2, 2005
Absolute Maximum Ratings
Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.5V Signal Input Voltage (EN, TOEN). . . . . . . . . . . . . . . . . . . . . . . . 3.3V ESD Rating Human Body Model (Per MIL-STD-883 Method 3015.7) . . . . .1kV Machine Model (Per EIAJ ED-4701 Method C-111) . . . . . . . .200V
Thermal Information
Thermal Resistance JA (C/W) Jc (C/W) QFN Package (Notes 1, 2) . . . . . . . . 36 5.5 Maximum Junction Temperature (Plastic Package) . . . . . . . . 150C Maximum Storage Temperature Range . . . . . . . . . . . -65C to 150C Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300C
Recommended Operating Conditions
Ambient Temperature Range . . . . . . . . . . . . . . . . . . . .-20C to 70C Supply Voltage, VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.35V to 10V
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE: 1. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379. 2. For JC, the "case temp" location is the center of the exposed metal pad on the package underside.
Electrical Specifications
PARAMETER POWER-ON RESET Rising VIN Threshold Hysteresis STANDBY CURRENT VBAT Pin Sink Current VIN Pin Supply Current VOLTAGE REGULATION Output Voltage Output Voltage Dropout Voltage (Note 3) CHARGE CURRENT Constant Charge Current (Note 4) Trickle Charge Current End-of-Charge Threshold RECHARGE THRESHOLD Recharge Voltage Threshold Recharge Voltage Threshold
Typical Values Are Tested at 25C and 5V Input, Maximum and Minimum Values Are Guaranteed Over 0C to 70C Ambient Temperature with a Supply Voltage in the Range of 4.35V to 10V, Unless Otherwise Noted. SYMBOL TEST CONDITIONS MIN ISTANDBY IVIN VCH VCH VDROP ICHARGE ITRICKLE IEOC VRECHRG VRECHRG VMIN VTMIN VTMAX VRMV TFOLD GFOLD CTIME = 15nF V2P8 = 3V RIMIN pin = 80k ISL6291-2 ISL6291-1 VIN < VBAT VIN > VBAT and EN = floating ISL6291-1 ISL6291-2 VBAT = 4.2V, charge current = 0.5A RIREF = 80k, VBAT = VCH - 100mV 4.059 4.158 0.9 1.425 .260 85 2.1 2.0 Pin Voltage = 0.8V 5 TYP 3.9 160 1 4.10 4.20 1.0 100 100 4.00 3.90 3.0 1.505 .305 2.25 100 40 3 MAX 4.3 1 4.141 4.242 250 1.1 1.575 .340 115 3.9 0.8 UNITS V mV A mA V V mV A mA mA V V V V V V C mA/C ms V V mA
TRICKLE CHARGE THRESHOLD Trickle Charge Threshold Voltage TEMPERATURE MONITORING Low Battery Temperature Threshold High Battery Temperature Threshold Battery Removal Threshold Charge Current Foldback Threshold (Note 3) Current Foldback Gain OSCILLATOR Oscillation Period LOGIC INPUT AND OUTPUT Logic Input High Logic Input Low STATUS/FAULT Sink Current NOTES: 3. Guaranteed by design, not tested. 4. The actual current may be affected by the thermal fold-back or the dropout voltage.
5
FN9102.2 May 2, 2005
Functional Pin Description
VIN (Pin 1, 15, 16)
VIN is the input power source pin that is connected to a wall adapter.
V2P8 (Pin 8)
V2P8 is a 2.8V reference voltage output. V2P8 pin outputs a 2.8V voltage when the input voltage rises above the POR threshold and outputs zero voltage otherwise. This pin can be used as an adapter presence signal. A 0.1F Ceramic capacitor is recommended for decoupling purposes. This pin can be used to bias other circuits with a maximum current of 2mA.
FAULT (Pin 2)
FAULT is an open-drain output indicating fault status. When a fault condition occurs, this pin is pulled to LOW.
STATUS (Pin 3)
STATUS is an open-drain output indicating charging and inhibit states. During any charge mode, this pin is pulled to LOW.
IREF (Pin 9)
IREF is the programming input for the constant charge current. Connect a resistor RIREF (see the Typical Application) to this pin. The voltage of this pin is regulated to a 0.8V reference voltage. The charging current during the constant current mode charge is 100,000 times of the current in the RIREF resistor. The charging current in the constant current mode can be found as:
V REF 5 0.8V I REF = 100000 ---------------- = ---------------- x10 ( A ) R IREF R IREF
TIME (Pin 4)
Connect a timing capacitor CTIME between this pin and GND. The internal oscillator, as shown in the Block Diagram, charges and discharges the timing capacitor between 0.5V and 1.5V with 10A current. The oscillation period can be found as:
T OSC = 0.2 10 C TIME
6
( sec onds )
where VREF is the 0.8V reference voltage.
A 22-stage binary counter increments each oscillation period to set up the TIMEOUT interval. The TIMEOUT interval can be calculated as:
TIMEOUT = 2
22
IMIN (Pin 10)
IMIN is a programmable input for the end-of-charge current. The pin voltage is also regulated at 0.8V. The end-of-charge current can be found as:
V REF 4 0.8V I MIN = 10000 ---------------- = ---------------- x10 ( A ) R IMIN R IMIN
C TIME T OSC = 14 ----------------1nF
( minutes )
When the fast charge takes longer than the TIMEOUT interval, or the Trickle charge time exceeds 1/8 of the TIMEOUT interval, the charger issues a TIMEOUT fault status and stops charging. The oscillator also provides a time reference for the charger.
TEMP (Pin 11)
TEMP is an Input for an external NTC thermistor. As shown in the Block Diagram, two comparators forms a window comparator with its low and high thresholds set by VTMIN and VTMAX respectively. When the voltage on the TEMP pin is outside the window, the charger stops. When the TEMP pin voltage falls back into the window, the charger starts a new charge cycle. The VTMIN and VTMAX voltage is determined by the internal resistor divider, as shown in the block diagram. See "Battery Pack Temperature Monitoring" for more information. The TEMP pin is also used for battery removal detection. It is assumed that the thermistor is co-packed with the battery. When the charger sees a TEMP pin voltage that is 2.1V or higher, it assumes that the battery is removed. When a battery is removed, a FAULT signal is indicated and charging is halted. When a battery is inserted again, a new charge cycle starts.
GND (Pin 5)
GND is the connection to system ground.
TOEN (Pin 6)
TOEN is the TIMEOUT enable input pin. Pulling this pin to LOW disables the TIMEOUT charge-time limit for the fast charge modes. Leave this pin floating to enable the TIMEOUT limit. An internal 10A pull-up circuit pulls this pin up to a 2.8V internal reference. The trickle mode always has the 1/8 TIMEOUT limited charge time regardless of this input. When a TIMEOUT fault is issued, the charger is latched. The only way to enable the charger again is to cycle the input power, or to toggle the EN pin.
EN (Pin 7)
EN is the CMOS logic input. Leave this pin floating to enable the charger. This pin is pulled up to the internal 2.8V reference via a 10A current source.
VBAT (Pin 12, 13, 14)
VBAT is the connection to a battery. Typically a 10F Tantalum capacitor is needed for stability when no battery is attached to this pin. When a battery is connected, however, no capacitor is required for stability. A 0.1F ceramic capacitor is recommended for decoupling.
6
FN9102.2 May 2, 2005
Description
Initialization
The ISL6291 initializes as the input voltage rises above the power-on-reset (POR) threshold. Once the input voltage reaches the POR level, the V2P8 pin outputs a 2.8V voltage. This output voltage can be used as an adapter presence indication and to bias the thermistor circuit. The POR takes about 200s. During the POR, the STATUS pin outputs a logic HIGH signal, and the FAULT pin outputs a logic LOW signal.
The charger starts a new charge cycle when a wall adapter is plugged in, a new battery is inserted, a battery voltage drops below the re-charge threshold, a temperature fault ends, or the EN pin is toggled from LOW to HIGH.
Trickle Charge Mode
A charge cycle always starts with the trickle charge mode. The trickle charge mode is to pre-condition the battery and prepare it for the fast charge (constant current or constant voltage charge). It is not recommended to fast charge a Li-ion battery when the battery is deeply discharged, indicated by a low battery voltage. When the ISL6291 sees a battery voltage lower than the VMIN given in the Electrical Specifications, it forces 1/10 of the current in the constant current mode into the battery. The charger stays in the trickle mode until the battery voltage is above VMIN for 15 consecutive oscillation cycles (TOSC). The 15-cycle delay is to avoid entering the constant current mode accidentally, caused by any transient voltage spike on the battery pack terminals. The charge time for the trickle mode is limited to 1/8 of the TIMEOUT interval (see TIME pin description and Figure 1). If the trickle charge time takes longer than 1/8 of the TIMEOUT interval, a TIMEOUT fault is issued and the charger is latched. The minimum trickle charge time is 15 TOSC, and the maximum time is 1/8 TIMEOUT. During the trickle mode, the STATUS pin is set to logic LOW, and the FAULT pin is set to logic HIGH.
Operation States
Immediately after the POR, the charger enters a charge state. A charge state always cycles through a trickle mode, a constant-current mode, and a constant voltage mode, as shown in Figure 1. If the battery completes a charge cycle without a fault, the operation moves to the inhibit state, waiting for the battery to be discharged to start another charge cycle. Two types of fault may occur during a charge cycle, namely, a TIMEOUT fault or a temperature fault (refer to Functional Pin Description on TIME, TOEN, and TEMP pins). If a fault occurs during the charge modes, the operation enters the fault state. The charger is in a standby state when the adapter is removed, or the EN pin of the IC is pulled to LOW. In the standby state, the charger IC draws less than 1A current from the battery. The two open-drain pins, STATUS and FAULT, indicate the operation states of the charger (see Table 1).
TABLE 1. STATUS INDICATIONS FAULT HIGH HIGH LOW STATUS HIGH LOW HIGH INDICATION Charge completed with no fault (Inhibit) or Standby Charging in one of the three modes Fault
Constant Current Charge Mode
The battery is charged with a constant current programmed by the IREF pin resistor (see IREF pin description) during the constant current mode. The constant current is trimmed to 10% accuracy. The battery voltage rises towards the charge termination voltage VCH in this mode. The constant current mode ends when the battery voltage reaches VCH. The internal clock counter limits the maximum time for the constant current mode to the TIMEOUT interval. The counter is reset at the beginning of the this charge mode. If the
*Both outputs are pulled up with external resistors.
V CH VRECHRG IREF V MIN
TIMEOUT Trickle time < 1/8 TIMEOUT
0
Trickle Mode Constant Current Mode Constant Voltage Mode TIME Inhibit Trickle CC Mode Mode CV Mode
IREF/10 IMIN 0
FIGURE 1. MODES OF OPERATION
7
FN9102.2 May 2, 2005
charge time exceeds the TIMEOUT interval, a fault is issued and the charger is latched. The charger then enters the Fault state. The TIMEOUT limit is disabled when the TOEN pin is pulled to LOW (see TOEN pin description for more information). During the constant current charge mode, the STATUS pin remains LOW and the FAULT pin remains HIGH.
Internal Current Sensing
A 100,000:1 current mirror is employed to sense the current in the pass element, as shown in the Block Diagram. The current mirror is trimmed to 10% accuracy. The second mirrored output, represented by ISEN2 in the block diagram, is used to compare with the IMIN pin current to determine the end-of-charge condition.
Constant Voltage Charge Mode
The ISL6291 regulates the battery terminal voltage at VCH in the constant voltage mode. As the battery continues being charged, the charge current starts to decrease, as shown in Figure 1. When the charge current drops to the minimum value IMIN, programmed by the IMIN pin, the charge cycle completes. The total charge time for the constant current mode and the constant voltage mode must not exceed the TIMEOUT interval, unless the TOEN pin is pulled LOW; otherwise, the charger also stops charging and indicates a FAULT status. During the constant voltage mode, the STATUS remains LOW and the FAULT remains HIGH. Two versions of ISL6291 (see Ordering Information) are available: a 4.1V termination voltage version, and a 4.2V termination voltage version.
VIN
POR Threshold
V2P8
Charge Cycle Charge Cycle
STATUS
200us POR
FAULT
15 Cycles to 1/8 TIMEOUT VRECHRG 3.0V VMIN
VBAT
15 Cycles
ICHARGE t0 t1 t2 t3 t4 t5 t6 t7 t8
Inhibit State
The charger enters the Inhibit State once a normal charge cycle completes. The ISL6291 then monitors the battery voltage. Once the battery voltage falls below the VRECHRG threshold, a new charge cycle starts, as shown in Figure 1. Both STATUS and FAULT are HIGH in this state.
FIGURE 2. TIMING DIAGRAM AFTER AN ADAPTER IS ATTACHED TO THE CHARGER INPUT
Charge Current Control
The charging current in the pass element is controlled by the current amplifier CA, as shown in the Block Diagram. The CA, the pass element, and the 100,000:1 current mirror form a control loop. During a trickle charge mode or a constant current charge mode, the control reference to the loop is the reference current IR. The voltage amplifier VA does not affect the loop operation because the battery voltage is lower than the charge termination voltage VCH, so that the voltage amplifier output is blocked by the diode connecting to the current reference. If the charge current in the PMOS pass element is too high, its mirrored output is higher than the reference IR. The non-inverting input of the current amplifier has a higher voltage than the inverting input so that the current amplifier output increases, reducing the gate-tosource voltage of the PMOS pass element. The current in the pass element thereby reduces. If the charge current is too low, the current amplifier output reduces to force the current to increase. During the Trickle mode charge, the current reference typically equals 1/10 of the current in the IREF pin. During the constant current mode, the reference current equals the current in the IREF pin. If the temperature inside the IC rises above a typical value of 100C, the current source block starts to reduce the reference current IR at a rate of 0.4A/C for every degree of temperature rise.
FN9102.2 May 2, 2005
Fault State
Two types of fault may occur during a charge cycle: the TIMEOUT fault (refer to the TIME pin and the TOEN pin description), and the temperature fault (see TEMP pin description and the Battery Pack Temperature Monitoring section). When a TIMEOUT fault occurs, the charger is latched. The latch is released only by recycling the input power or toggling the EN signal. When a temperature fault occurs, the charger is reset and a new charge cycle starts when the temperature fault ends. In case of a fault, the FAULT pin indicates a logic LOW and the STATUS pin outputs a logic HIGH.
Standby State
The charger is in the Standby State when the EN pin is held LOW or the wall adapter is removed. The charger draws less than 1A of standby current when the adapter is removed.
Timing Diagram
Figure 2 summarizes the operation of the charger and the key signals after an adapter is attached to the charger input. No fault occurs in this diagram and the EN pin is assumed not connected to logic LOW.
8
Charge Termination Voltage Regulation
As the battery voltage rises to the 4.1V or 4.2V termination voltage, the voltage amplifier starts to output positive voltage and to source current. This current partially cancels the current of the reference current IR to reduce the charge current. If the battery voltage increases further due to the charging, the voltage amplifier increases its output current to reduce the equivalent reference current. As a result, after the battery voltage reaches the termination voltage, the charge current starts to decrease. As the charging current drops to the end-of-charge current level programmed by the IMIN pin, the charge stops. The large voltage control loop gain guarantees that the battery voltage is regulated within the 1% error specification.
Select an NTC thermistor whose resistance value satisfies the above equation. A curve-1 NTC thermistor from Vishay is a good candidate for this application. If a thermistor does not meet this requirement, using a resistor in parallel or series with the thermistor may solve the problem. Once the thermistor is selected, the pull-up resistor should be chosen as:
R U = R TL
2.8V
ISL6291
Under Temp VTMIN To TEMP Pin R1 100K
V2P8
CP1
+
RU R2 75K TEMP Q1 R3 5K R4 20K Q2 R5 4K RT
Internal Thermal Management
The temperature rise of a linear charger is always a concern in real applications. The temperature rise is caused by the power dissipation of the charger. Maximum power dissipation occurs when the battery is charged in the constant current mode. The advanced thermal management function of the ISL6291 frees users from the temperature rise concern. The ISL6291 adopts a current-foldback technique against the temperature rise. Under normal operation, the ISL6291 charges the battery with the programmed IREF. If the internal thermal monitoring circuit detects 100C temperature in the IC, it starts to reduce the charge current to prevent further temperature rise. The gain for the current-foldback is 40mA/C (or 0.4AC for the reference current IR) after the internal temperature reaches 100C; therefore, for a charger with the constant charge current set at 1A, the charge current is reduced to zero when the internal temperature rises to 125C. The actual internal temperature should settle between 100C to 125C, depending on the operating conditions, if the temperature does rise above 100C.
Over Temp
CP2
+
VTMAX
GND
FIGURE 3. THE INTERNAL AND EXTERNAL CIRCUIT FOR THE BATTERY PACK TEMPERATURE MONITORING
2.8V
VTMIN (1.4V) VTMIN- (1.2V) TEMP Pin Voltage VTMAX+ (0.33V) VTMAX (0.28V) 0V Under Temp Over Temp
Battery Pack Temperature Monitoring
The ISL6291 uses two comparators to form a window comparator. Figure 3 shows the internal circuit. When the TEMP pin voltage is "out of the window," as determined by the VTMIN and VTMAX, the charging is stopped. The two MOSFETs, Q1 and Q2, produce hysteresis for both upper and lower threshold. Figure 4 shows all the critical voltage levels and the output of the two comparators versus the TEMP pin voltage. The external thermistor circuit is shown in Figure 3. The NTC thermistor RT requires a pull-up resistor RU to form a resistive divider. RU should be pulled up to the 2.8V V2P8 pin. Assume the resistance of the NTC thermistor is RTH at the high temperature limit, and is RTL at the low limit. It can be shown that:
R TL = 9 R TH
FIGURE 4. CRITICAL VOLTAGE LEVELS FOR TEMP PIN
If a parallel or series resistor is used, the RTL value is the combined value at the low temperature limit. The temperature hysteresis can be calculated once the thermistor is selected. The typical hysteresis is about 3C to 5C.
9
FN9102.2 May 2, 2005
Battery Removal Detection
The ISL6291 assumes that the thermistor is co-packed with the battery and is removed together with the battery. When the ISL6291 sees a voltage of 2.1V or higher on the TEMP pin, it assumes that the battery is removed. When the battery is removed, the charger stops and indicates a fault signal. A new charge cycle starts when a battery is inserted again.
Output Capacitor COUT
COUT is typically a 10F Tantalum capacitor if the charger is required to operate with no battery attached. For embedded battery applications, there is no requirement for a capacitor if the battery is placed close enough to the charger output. It is recommended, however, that the charger have at least a 0.1uF ceramic capacitor at the charger output for decoupling purposes.
Input Capacitor CIN
CIN is typically a 10F Tantalum capacitor or 1F Ceramic capacitor.
Stability
The charger is stable with a wide range of external components, including the typical external components.
10
FN9102.2 May 2, 2005
Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)
L16.5x5B
16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220VHHB ISSUE C) MILLIMETERS SYMBOL A A1 A2 A3 b D D1 D2 E E1 E2 e k L L1 N Nd Ne P 0.25 0.35 2.95 2.95 0.28 MIN 0.80 NOMINAL 0.90 0.20 REF 0.33 5.00 BSC 4.75 BSC 3.10 5.00 BSC 4.75 BSC 3.10 0.80 BSC 0.60 16 4 4 0.60 12 0.75 0.15 3.25 3.25 0.40 MAX 1.00 0.05 1.00 NOTES 9 9 5, 8 9 7, 8 9 7, 8 8 10 2 3 3 9 9 Rev. 1 10/02 NOTES: 1. Dimensioning and tolerancing conform to ASME Y14.5-1994. 2. N is the number of terminals. 3. Nd and Ne refer to the number of terminals on each D and E. 4. All dimensions are in millimeters. Angles are in degrees. 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance. 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389. 9. Features and dimensions A2, A3, D1, E1, P & are present when Anvil singulation method is used and not present for saw singulation. 10. Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 11
FN9102.2 May 2, 2005

▲Up To Search▲

Price & Availability of ISL6291

	To Download ISL6291 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .